

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
5 February 2004 (05.02.2004)

PCT

(10) International Publication Number
WO 2004/012274 A1

(51) International Patent Classification⁷: **H01L 31/101**,
31/0352, 23/48

(21) International Application Number:
PCT/FI2003/000575

(22) International Filing Date: 18 July 2003 (18.07.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
0217394.6 26 July 2002 (26.07.2002) GB

(71) Applicant (*for all designated States except US*): DE-
TECTION TECHNOLOGY OY [FI/FI]; Micropolis,
FIN-91100 Ii (FI).

(72) Inventor; and

(75) Inventor/Applicant (*for US only*): HIETANEN, Iiro
[FI/FI]; Långnäsintie 14, FIN-07780 Härkäpää (FI).

(74) Agent: KUISMA, Sirpa, Tuulikki; Page White & Farrer,
Runeberginkatu 5, 10th Floor, FIN-00100 Helsinki (FI).

(81) Designated States (*national*): AE, AG, AL, AM, AT (util-
ity model), AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA,
CH, CN, CO, CR, CU, CZ (utility model), CZ, DE (util-
ity model), DE, DK (utility model), DK, DM, DZ, EC, EE
(utility model), EE, ES, FI (utility model), FI, GB, GD, GE,
GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ,
LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN,
MW, MX, MZ, NI, NO, NZ, OM, PH, PL, PT, RO, RU,
SC, SD, SE, SG, SK (utility model), SK, SL, TJ, TM, TN,
TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,
ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO,
SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM,
GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

*For two-letter codes and other abbreviations, refer to the "Guid-
ance Notes on Codes and Abbreviations" appearing at the begin-
ning of each regular issue of the PCT Gazette.*

(54) Title: SEMICONDUCTOR STRUCTURE FOR IMAGING DETECTORS



(57) Abstract: There is disclosed a photo-detector array including a plurality of sub-arrays of photo-detectors, the photo-detectors of each sub-array being formed on a substrate with an active area of each photo-detector being formed on a surface of the substrate, there further being formed for each photo-detector a conductive via through the substrate from an upper surface thereof to a lower surface thereof to connect the active area of each photo-detector to the lower surface of the substrate, wherein a plurality of said sub-arrays of photo-detectors are placed adjacent to each other in a matrix to form the photo-detector array. An imaging system comprising: a radiation detector including such a photo detector array, a radiation source facing the radiation detector, and means for controlling the radiation detector and the radiation source is also disclosed. A method for making such an array is also disclosed.

THIS PAGE BLANK (USPTO)

SEMICONDUCTOR STRUCTURE FOR IMAGING DETECTORS

Field of the Invention

The present invention relates to semiconductor devices, and particularly but not exclusively to photo-detectors for use in imaging systems.

5 Background of the Invention

Photo-detectors are used in imaging systems for medical, security and industrial applications. One particular medical application of photo-detectors is in computed tomography (CT) systems.

10 In a typical CT system, an X-ray source with a fan-shaped X-ray beam and a two-dimensional radiation detector array are assembled on a mechanical support structure, known as a gantry. In use, the gantry is rotated around an object to be imaged in order to collect X-ray attenuation data from a constantly changing angle with respect to the object. The plane of the gantry rotation is known as an imaging plane, and it is typically defined to be the x-y plane of the coordinate system in a
15 CT system. In addition, the gantry (or more typically the object) is moved slowly along the z-axis of the system in order to collect x-ray attenuation data for a required length of the object. Examples of current CT systems are discussed in US Patent Nos. 6,144,718 and 6,173,031.

20 The radiation detectors of current state of the art CT systems consist of a two-dimensional array of rare earth metal based scintillators and a corresponding two-dimensional array of silicon photodiodes. Both the scintillator crystals and the photodiodes are manufactured in two-dimensional arrays, which are then optically coupled to one another during detector manufacturing.

A typical state of the art detector array is shown in Figure 1. A typical detector
25 consists of an array of 16 rows and 16 columns of individual detector elements, i.e. 256 elements in total. Columns are organised in the z direction. The construction of the detector is well-known in the art. The array of detectors is generally illustrated in Figure 1 by reference numeral 2. The z direction or z-axis is also shown in Figure 1. The elements in rows are in the imaging plane, and
30 produce sets of data known as 'slices'. In a medical CT machine, for example,

each slice image corresponds to a two-dimensional X-ray image of a thin slice of a human body as seen in the direction of the body axis and the machine z-axis.

In CT imaging systems, the size of the detector in the imaging plane is increased by placing individual detector arrays, such as the array shown in Figure 1, adjacent to each other to thereby increase the size of the detector in the imaging plane. An edge 4 of the detector of Figure 1 may be placed alongside a corresponding edge of a corresponding detector array, and thereby a larger area can be built up.

A key trend in the CT industry is to build CT machines with more detector elements in order to collect more X-ray attenuation data for each gantry rotation and therefore to speed up the measurements, to improve the accuracy of the measurements, and to decrease patient radiation dose in medical applications. An increase in the number of detector elements similarly may have advantages in other imaging applications, and is not restricted to medical or CT systems.

In current CT detector constructions, a major limiting factor in providing more detector elements is the need to readout the electrical signals from the individual photo-detectors of the detector array. In the current art, the readout of these signals is facilitated by manufacturing very narrow metal lines (typically 5 to 20 μm) on top of the photo-detector chip, between the active photo-detector elements. A single metal line carries the signal of one photo-detector to the edge of the photo-detector chip, in the z direction, to an area which is specially reserved for the purpose of connecting the signals from the photo-detectors by wire bonding to a substrate placed beneath the photo-detector chip or to a multiplexing or signal processing ASIC chip. Using this method, there is a physical limitation on the size of a photo-detector array that may be manufactured. The number of electrical elements at the chip edge is limited, and this limits the number of photo-detector elements which can be connected. The detector cannot get larger in the z-direction in particular.

This is illustrated by Figure 1. The photo-detector array 2 is provided with an area 6 and 8 either side of the array in the z direction, which areas provide for connection to a respective set of electrical wires, 10 and 12. The signals from the photo-detector array may be multiplexed or processed in integrated electronics

chips or ASICs located in areas 6 and 8 before the signals are connected to electrical wires, 10 and 12. Because of the need to accommodate the physical wires and their connections, the number of photo-detectors in an array is limited. In particular, it is not possible to add further photo-detectors in the z direction. The
5 physical wires 10 and 12 prevent any expansion of the photo-detector array in the z direction, such that additional photo-detector arrays cannot be added in the z direction. That is, although photo-detectors can be joined together side-by-side, in the horizontal direction in Figure 1, they cannot be joined to top-to-bottom, in the vertical direction. This is because of the need to connect the wires 10 and 12 at
10 the top and bottom.

A photo-detector with the possibility of expansion in the z direction is known as a 'tileable' detector. In order to provide a tileable detector, it is necessary to make the electrical connections to each photo-detector without wiring the photo-detectors to the photo-detector chip edge. If this can be achieved, there is no limit
15 to the growth of the photo-detector array and consequently the number of photo-detector elements.

One solution to the problem of achieving a tileable detector is suggested in US Patent No. 6,396,898.

Embodiments of the present invention aim to address one or more of the above
20 problems and to provide an improved photo-detector array.

Summary of the Invention

In accordance with the present invention there is provided a substrate including a semiconductor device having an active area on one surface of the substrate, wherein there is provided a conductive via from the one surface of the substrate
25 to the other surface of the substrate for connecting the active area to the other surface of the substrate.

The conductive via is preferably electrically isolated from the substrate. The conductive via may comprise polysilicon. The polysilicon may be formed on the inner walls of the via. There may be provided a further conductive element from
30 one side of the substrate to the other within the conductive via. There may be provided a filling material within the conductive via. There may be provided a

further conductive element connected between the active area of the device and the conductive via.

There may be provided a further conductive element on the other side of the substrate connected to the conductive via. The further conductive element on the other side of the substrate is preferably for making an off-chip connection to the conductive via. The semiconductor device is preferably a photodiode. The active area on the one surface of the device is preferably an anode. The semiconductor device may include a further active area on the other side of the substrate. The active area on the other side of the substrate is preferably a cathode.

There may be provided a plurality of semiconductor devices and a plurality of conductive vias for connecting an active area of semiconductor devices on one surface of the substrate to another surface of the substrate. The plurality of semiconductor devices may be formed as an array. There may be provided a conductive via for each semiconductor device. The active areas of each semiconductor device may be provided on the same side of the substrate.

The semiconductor device may be a photodiode. The semiconductor device may be a photodiode of a medical imaging system. The medical imaging system may be a computed tomography system.

The present invention further provides a photo-detector array including a plurality of sub-arrays of photo-detectors, the photo-detectors of each sub-array being formed on a substrate with an active area of each photo-detector being formed on a surface of the substrate, there further being formed for each photo-detector a conductive via through the substrate from an upper surface thereof to a lower surface thereof to connect the active area of each photo-detector to the lower surface of the substrate, wherein a plurality of said sub-arrays of photo-detectors are placed adjacent to each other in a matrix to form the photo-detector array. The matrix may extend in two directions.

The invention still further provides an imaging system comprising: a radiation detector including a photo detector array as defined above, a radiation generator facing the radiation detector, and means for controlling the radiation detector and the radiation generator.

The radiation generator may be an X-ray generator. The radiation detector and the radiation generator may be radially mounted in a cylindrical scanning structure. The means for controlling may comprise a computer system.

5 The invention still further provides a method of manufacturing a semiconductor device comprising: providing an active area of the semiconductor device on one surface of a substrate; forming a conductive via through the semiconductor device from the one surface of the substrate to another surface of the substrate; and connecting the active area to the conductive via such that the active area is connected to the other surface of the substrate.

10 The method may further comprise the step of electrically isolating the conductive via from the substrate. The conductive via may comprise polysilicon. The method may further comprise the step of forming polysilicon on the inner walls of the via. The method may further comprise the step of providing a further conductive element from one side of the substrate to the other within the conductive via. The
15 method may further comprise the step of providing a filling material within the conductive via.

The method may further comprise the step of providing a further conductive element connected between the active area of the device and the conductive via. The method may further comprise the step of providing a further conductive
20 element on the other side of the substrate connected to the conductive via. The further conductive element may be a contact pad. The further conductive element on the other side of the substrate may be provided for making an off-chip connection to the conductive via.

The semiconductor device may be a photodiode. The active area on the one
25 surface of the device may be an anode. The method may further comprise the step of providing a further active area on the other side of the substrate. The active area on the other side of the substrate may be a cathode.

The method may further comprise the step of providing a plurality of semiconductor devices and a plurality of conductive vias for connecting an active
30 area of semiconductor devices on one surface of the substrate to another surface of the substrate. The plurality of semiconductor devices may be formed as an array. There may be formed a conductive via for each semiconductor device. The

active areas of each semiconductor device may be formed on the same side of the substrate. The semiconductor device may be a photodiode. The semiconductor device may be a photodiode of a medical imaging system. The medical imaging system may be a computed tomography system.

- 5 The present invention also provides an array of semiconductor devices formed on a substrate, each of the devices having an active area at the surface of the substrate, at least one of the active areas being conductively connected to the other surface of the substrate through a conductive via. The conductive via is preferably adjacent the active area. Preferably all devices have a conductive via.

10 Brief Description of Drawings

For better understanding of the present invention, and to show as to how the same may be carried into effect, reference will now be made by way of example to the accompanying drawings in which:

- Figure 1 illustrates the basic construction of a photo-detector array in accordance with one known arrangement;

Figures 2 to 15 illustrate the main steps in manufacturing a photo-detector array in accordance with a preferred embodiment of the invention;

Figure 16 illustrates a plan view of a photo-detector array manufactured in accordance with the process steps of Figures 2 to 15;

- 20 Figure 17 illustrates the construction of a large photo-detector array in accordance with an advantageous implementation of the present invention, and

Figure 18 illustrates a CT imaging system or machine within which the present invention may be advantageously incorporated in an embodiment.

Description of Preferred Embodiments of the Invention

- 25 The present invention is described hereinafter with reference to a particular set of embodiments. However the invention is not limited to such embodiments.

The invention is particularly described herein with reference to an example of a photo-detector array for a CT medical imaging system.

It should be noted that whilst the invention is illustrated herein by way of reference to various figures, none of these figures are drawn to scale, but rather are drawn to best illustrate various features of the present invention.

5 With reference to Figures 2 to 17, there are illustrated selected steps for manufacturing a photo-detector array for a CT imaging system in accordance with a preferred embodiment of the invention. A cross-section through an exemplary device substrate is used for the purpose of explaining the present invention. Only those steps relevant to an understanding of the present invention are shown. Other steps will be familiar to one skilled in the art.

10 Referring to Figure 2 there is illustrated a cross-section of a n-type semiconductor substrate 30 in which a photo-detector element is formed. A p+ type well 32 is formed in the upper surface of the substrate forming an active area of a photo diode. The active area 32 defines the anode of the photo-diode. Additional p+ type wells 34 represent a guard ring for the anode active area. Thin layers of
15 silicon dioxide 36 cover the surface of the p+ wells 32 and 34. A field oxide (FOX) layer 38 covers the remainder of the upper surface of the substrate. An n+ implant layer 40 is formed on the under surface of the substrate, to form the cathode of the photo-diode. A thin silicon dioxide layer 42 covers the underside of the substrate and the n+ layer 40.

20 The structure of Figure 2 is fabricated using the key process steps for manufacturing high quality diodes on silicon. Such standard techniques are known generally in the art, and especially in the art of fabricating photo-diodes for CT imaging applications, and are therefore not described herein. Process steps to achieve the structure shown in Figure 2 are well-known.

25 After the fabrication of the structure illustrated in Figure 2, a protective low temperature oxide (LTO) layer 44 is grown on the underside of the substrate, as shown in Figure 3.

A photo-resist layer 47, or other alternative protective layer, is then deposited on the upper side of the substrate to protect the upper side of the substrate during
30 subsequent processing steps, as shown in Figure 4.

In a standard lithographic patterning step, a photo-resist layer 46 is deposited on the underside of the substrate, as shown in Figure 5. The photoresist layer 46 is then patterned to form an opening 48, and used as a mask for chemical etching of the low temperature oxide layer 44 and the thin oxide layer 42 on the underside of the substrate. As shown in Figure 5, a hole 48 is then opened through to the n+ layer 40 by etching.

An inductively coupled plasma (ICP) reactor is then used for an etch of a high aspect ratio hole through the silicon wafer or the substrate all the way through to the field oxide layer 38 using the opening 48, as shown in Figure 6. The substrate or wafer thickness is typically 350 to 750 μm and the diameter of the opening 48 is typically less than 200 μm . The photoresist layer 46 is then removed from the underside of the substrate, as illustrated in Figure 7.

The remaining low temperature oxide layer 44 and thin oxide layer 42 are then removed from the underside of the substrate by etching, as well as the portion of the field oxide layer 38 exposed in the opening 48, as shown in Figure 8.

The photoresist layer 47 is then removed from the upper surface of the substrate, and a layer of silicon dioxide grown on the wafer, as shown in Figure 9. The silicon oxide grows fastest on the inner walls of the opening 48, as represented by growth 50, and on the underside of the substrate, as represented by growth 52. A thin layer of silicon oxide 54 also grows on the upper surface of the substrate: a thin layer on the thin oxide on the surface, and a very thin layer on the field oxide layer. As such, the opening through the substrate is narrowed. This is indicated in Figure 9 by reference numeral 48a, denoting a narrower opening.

A layer of polysilicon 56 is then grown on the whole substrate, including the upper surface, the under-side surface, and the inner walls of the opening 48, as shown in Figure 10. As an alternative to polysilicon, any sufficiently conductive material may be grown. As such, the opening through the substrate is further narrowed. This is indicated in Figure 10 by reference numeral 48b, denoting a further narrower opening.

In order to pattern the polysilicon layer 56, the opening 48b is filled with a suitable removable material 58 as shown in Figure 11. The removable material 58 may be

a photoresist material or any other material which may be deposited in the whole volume of the opening 48b only, or may be patterned to remain only in the hole volume after removal of the material from the remainder of the substrate.

5 With the opening 48b suitably filled to protect the polysilicon formed in the opening and to prevent any chemicals from passing through the hole, the polysilicon 56 is patterned using standard lithographic techniques, to define areas of via contacts on both sides of the wafer, as shown in Figure 12.

Contact openings are then etched on both sides of the substrate. On the upper side of the substrate, a contact opening 59 is etched through to the active area of
10 the photodiode anode 32, and a contact opening 60 is etched to the anode guard ring 34. On the underside of the substrate, a contact opening 62 is etched for the bulk connection, i.e. the cathode. This is illustrated in Figure 13.

Aluminium layers 64 are then deposited on both sides of the substrate, and patterned using standard lithographic techniques. The resulting structure is shown
15 in Figure 14. An aluminium layer 64a is formed over at least part of the active region of the guard ring 34 in the opening 60. An aluminium layer 64b is formed over part of the active region 32 of the anode in the opening 59, and an aluminium layer 64c is further formed over a part of the active region 32 of the anode in the opening 59, and is connected to the polysilicon layer 56 on the top surface of the
20 substrate. On the under surface of the substrate, an aluminium layer 64d connects to the cathode in the opening 62, and an aluminium layer 64e connects to the polysilicon layer 56.

In an optional step, the material 58 used to fill the hole 48b is removed, as illustrated in Figure 15. The polysilicon provided through the opening 48a provides
25 a conductive via from one substrate surface to another, which conductive via is electrically isolated from the substrate. The hole 48b may be used, in further applications, to provide additional electrical connections through the substrate, by forming additional electrically isolated connections or vias.

The structure shown in Figures 14 and 15 thus has aluminium contact pads 64e
30 and 64d for both the anode and the cathode on the underside of the substrate. The structure of only a single photo-diode is shown in Figures 2 to 15. For an array of photo-diodes, manufactured on a single silicon chip, a similar structure is

provided throughout the whole device. Where an array of photo-diodes are provided on a single silicon chip, a single cathode contact may be common to several or all photodiodes.

For clarity, details of the guard ring contacting have not been presented in Figures 2 to 15. A contact pad for a guard ring structure could be provided on the underside of the substrate by manufacturing a via similar to the one manufactured for the anode of the photo-diode. More typically, guard rings of several or all photo-diodes on same photo-diode chip would have one common guard ring contact on the underside of the substrate provided by one or several vias on one photo-diode chip. One skilled in the art will fully appreciate the provision of such a contact on the underside of the substrate, for the guard ring, in accordance with the principles of the present invention as described above.

Thus all electrical connections for the photodiodes are provided, in accordance with the present invention, on the underside of the substrate, for connection off-chip. The electrical connections may be taken off-chip by wire-bonding or bump-bonding, for example, the underside of the substrate to electrical connectors or pads.

Referring to Figure 16, there is illustrated schematically the structure of an array manufactured according to the present invention. As can be seen from Figure 16, generally the substrate or wafer surface is provided with a plurality of active areas 70, corresponding to active areas of photodiodes. Although the active areas are shown to be rectangular, the shape of the active areas is not relevant to the present invention. Each active area 70 is associated with an adjacent via 72, which is formed through the substrate. Although the vias are shown to have a circular cross-section, the shape of the cross-section of the vias is not relevant to the present invention. Similarly guard rings are not shown in Figure 16. Figure 16 is deliberately simplified to illustrate the described embodiment of the invention. Each of the active areas 70 is conductively connected to its associated conductive via by means not shown, but which will be apparent from Figures 14 and 15.

The present invention thus advantageously provides a technique for constructing a photo-detector array which does not require the provision of space at the edge of the array for the connection of the electrical output signals from the array. This

advantage is obtained by connecting all signals from the semiconductor devices through the substrate, such that they can be connected on the underside of the array rather than the side of the array.

As a result of the removal of the connections from the edge of the array,
5 previously provided in the z direction, there is provided the possibility to extend the size of the overall photo-detector array in the z-axis. Referring to Figure 17, a set of photo-detector arrays 80a to 80d in accordance with the known techniques for assembling arrays is placed together with a further set of arrays 82a to 82d, such that the overall array is extended in the z-axis. As will be appreciated, the
10 array may be further extended in the z-axis. Although the arrays in Figure 17 are shown slightly spaced apart, this is only to illustrate the fact that separate arrays are joined in two dimensions. In practice the arrays are in close proximity to each other in both directions, so as to combine to make a larger array. As such, a tiled structure of arrays can be built in two dimensions, to improve the performance of
15 imaging systems.

The arrays 80a to 80d and 82a to 82d can be considered as sub-arrays, which together form a photo-detector array. The sub-arrays can be considered to form a matrix which forms a photo-detector array. The matrix effectively extends in two-dimensions, although in practice, as can be seen in Figure 18 below, the matrix is
20 curved such that the array extends in a third dimension.

Whilst the present invention has been described in relation to a particular processing technique for forming the advantageous structure of the present invention, it is not limited to such a technique. A chemical or mechanical method may be utilised to manufacture the hole through the substrate. Although
25 inductively coupled plasma etching is foreseen as a practical solution to achieve this, other dry etching methods, drilling, spark erosion or laser drilling may also be used.

The invention enables the manufacture of fully 'tileable' detector structures with highly uniform detector properties.

30 The present invention has been described herein by way of reference to specific, non-limiting examples. For example, the invention is more generally applicable than the described application to photo-detectors in imaging systems. In addition,

the invention is not limited to any particular material given herein by way of example. The invention is more generally applicable to substrates, wafers and semiconductor devices and the manufacture thereof. The invention, however, is clearly advantageously applicable in implementations requiring arrays of semiconductor devices that must be connected off the device.

Referring to Figure 18, there is illustrated the main elements of a CT imaging machine within which a photo-detector array may be constructed in accordance with a preferred embodiment of the invention, and advantageously utilised. The construction of such machines is well-known in the art, and will be familiar to one skilled in the art. Only the main elements of such a machine are shown in Figure 18, to illustrate the use of the present invention.

The machine principally comprises a scanner generally designated by reference numeral 100, a control and processing means generally designated by reference numeral 102, and an operator interface generally designated by reference numeral 104.

The scanner 100 generally comprises a cylindrical structure 114, a cross-section through which is illustrated in Figure 18. Within the cylindrical structure 114 there is mounted an x-ray source 118 and an array of photo-detectors 120. The array of photo-detectors 120 comprises a plurality of arrays such as the arrays 80 of Figure 17. Thus the array 120 is made up of a plurality of arrays 120a, 120b etc. In the arrangement of Figure 18, the photo-detector arrays 120a, 120b etc are implemented in a tiled structure in accordance with the present invention, and the arrays are connected not only in the plane shown in the cross-section of Figure 18, but also in the z-direction, i.e. into the page along the length of the cylindrical structure 114.

The X-ray source 118 emits X-rays under the control of a signal on line 110 from the control and processing means 102. The X-rays, having a radiation pattern in cross-section generally designated by dashed lines 122, have a footprint which falls onto the photo-detector array 120, which in accordance with the techniques of the present invention extends in the direction of the cylindrical axis, as well as in the direction shown in the cross-section of Figure 18. The outputs from the

photo-detectors are provided to the control and processing means 102 on a signal line 112.

An object to be imaged, such as a patient 124, is placed on a table 126 which is typically moved through the imaging machine in the z-direction. In utilising a
5 photo-detector array in accordance with the present invention, any movement of the table may be reduced or rendered unnecessary.

The control and processing means 102 includes all necessary means for controlling the mechanical and electronic operation of the scanner 100, including the means for controlling the X-ray source 118 and for processing signals
10 received from the photo-detector array 120. Additional transfer of signals between the control and processing means and the scanner 100 are represented by signal connections 106.

The operator interface 104 communicates with the control and processing means, as represented by signals 108. The operator interface 104 preferably is used to
15 control the operation of the scanner 100, and display results of the scanning process.

Figure 18 represents one useful application of a photo-detector array constructed in accordance with the principles of a preferred embodiment of the present invention. Other useful and advantageous applications will be apparent to one
20 skilled in the art.

It should be understood that the invention is more generally applicable than the examples given herein. One skilled in the art will understand the broader applicability of the present invention. The scope of the invention is defined by the appended claims.

CLAIMS

1. A substrate including a semiconductor device having an active area on one surface of the substrate, wherein there is provided a conductive via from the one surface of the substrate to the other surface of the substrate for connecting the active area to the other surface of the substrate.
2. A substrate according to claim 1 wherein the conductive via is electrically isolated from the substrate.
3. A substrate according to claim 1 or claim 2 wherein the conductive via comprises polysilicon.
4. A substrate according to claim 3 wherein the polysilicon is formed on the inner walls of the via.
5. A substrate according to claim 4 wherein there is provided a further conductive element from one side of the substrate to the other within the conductive via.
6. A substrate according to claim 4 wherein there is provided a filling material within the conductive via.
7. A substrate according to any one of claims 1 to 6 wherein there is provided a further conductive element connected between the active area of the device and the conductive via.
8. A substrate according to any one of claims 1 to 7 wherein there is provided a further conductive element on the other side of the substrate connected to the conductive via.
9. A substrate according to claim 8 wherein the further conductive element on the other side of the substrate is for making an off-chip connection to the conductive via.
10. A substrate according to any one of claims 1 to 9 wherein the semiconductor device is a photodiode.
11. A substrate according to claim 10 wherein the active area on the one surface of the device is an anode.
12. A substrate according to any one of claims 1 to 11 wherein the semiconductor device includes a further active area on the other side of the substrate.

13. A substrate according to claim 12 when dependent on claim 11 wherein the active area on the other side of the substrate is a cathode.
14. A substrate according to any one of claims 1 to 13 wherein there is provided a plurality of semiconductor devices and a plurality of conductive vias for
5 connecting an active area of semiconductor devices on one surface of the substrate to another surface of the substrate.
15. A substrate according to claim 14 wherein the plurality of semiconductor devices are formed as an array.
16. A substrate according to claim 14 or claim 15 wherein there is provided a
10 conductive via for each semiconductor device.
17. A substrate according to any one of claims 14 to 16 wherein the active areas of each semiconductor device are provided on the same side of the substrate.
18. A substrate according to any one of claims 1 to 17 wherein the semiconductor device is a photodiode.
- 15 19. A substrate according to claim 18 wherein the semiconductor device is a photodiode of a medical imaging system.
20. A substrate according to claim 19 wherein the medical imaging system is a computed tomography system.
21. A photo-detector array including a plurality of sub-arrays of photo-detectors,
20 the photo-detectors of each sub-array being formed on a substrate with an active area of each photo-detector being formed on a surface of the substrate, there further being formed for each photo-detector a conductive via through the substrate from an upper surface thereof to a lower surface thereof to connect the active area of each photo-detector to the lower surface of the
25 substrate, wherein a plurality of said sub-arrays of photo-detectors are placed adjacent to each other in a matrix to form the photo-detector array.
22. A photo-detector according to claim 21 wherein the matrix extends in two directions.
23. An imaging system comprising: a radiation detector including a photo detector
30 array according to claim 21 or claim 22, a radiation source facing the radiation

detector, and means for controlling the radiation detector and the radiation source.

24. An imaging system according to claim 23 wherein the radiation source is an X-ray tube equipped with a high-voltage generator.

5 25. An imaging system according to claim 23 or claim 24 wherein the radiation detector and the radiation source are radially mounted in a cylindrical scanning structure.

26. An imaging system according to any one of claims 23 to 25 wherein the means for controlling comprises a computer system.

10 27. A method of manufacturing a semiconductor device comprising: providing an active area of the semiconductor device on one surface of a substrate; forming a conductive via through the semiconductor device from the one surface of the substrate to another surface of the substrate; and connecting the active area to the conductive via such that the active area is connected to the other
15 surface of the substrate.

28. A method according to claim 27 further comprising the step of electrically isolating the conductive via from the substrate.

29. A method according to claim 27 or claim 28 wherein the conductive via comprises polysilicon.

20 30. A method according to claim 29 further comprising the step of forming polysilicon on the inner walls of the via.

31. A method according to claim 30 further comprising the step of providing a further conductive element from one side of the substrate to the other within the conductive via.

25 32. A method according to claim 30 further comprising the step of providing a filling material within the conductive via.

33. A method according to any one of claims 27 to 32 further comprising the step of providing a further conductive element connected between the active area of the device and the conductive via.

34. A method according to any one of claims 27 to 33 further comprising the step of providing a further conductive element on the other side of the substrate connected to the conductive via.
- 5 35. A method according to claim 33 wherein the further conductive element is a contact pad.
36. A method according to claim 34 or claim 35 wherein the further conductive element on the other side of the substrate is provided for making an off-chip connection to the conductive via.
- 10 37. A method according to any one of claims 27 to 36 wherein the semiconductor device is a photodiode.
38. A method according to claim 37 wherein the active area on the one surface of the device is an anode.
39. A method according to any one of claims 27 to 38 further comprising the step of providing a further active area on the other side of the substrate.
- 15 40. A method according to claim 39 when dependent on claim 38 wherein the active area on the other side of the substrate is a cathode.
41. A method according to any one of claims 27 to 40 further comprising the step of providing a plurality of semiconductor devices and a plurality of conductive vias for connecting an active area of semiconductor devices on one surface of the substrate to another surface of the substrate.
- 20 42. A method according to claim 41 wherein the plurality of semiconductor devices are formed as an array.
43. A method according to claim 41 or claim 42 wherein there is formed a conductive via for each semiconductor device.
- 25 44. A method according to any one of claims 41 to 43 wherein the active areas of each semiconductor device are formed on the same side of the substrate.
45. A substrate according to any one of claims 27 to 44 wherein the semiconductor device is a photodiode.
- 30 46. A method according to claim 45 wherein the semiconductor device is a photodiode of a medical imaging system.

47. A method according to claim 46 wherein the medical imaging system is a computed tomography system.
48. A method as substantially described herein with reference to, or as shown in, any one of Figures 2 to 18.
- 5 49. A semiconductor device or substrate substantially as described herein with reference to, or as shown in, any one of Figures 2 to 18.
50. A medical imaging system substantially as described herein with reference to or as shown in any one of Figures 2 to 18.
51. A method as substantially described herein.
- 10 52. A semiconductor device or substrate substantially as described herein.
53. A medical imaging system substantially as described herein.

INTERNATIONAL SEARCH REPORT

International Application No
PCT/FI 03/00575

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H01L31/101 H01L31/0352 H01L23/48

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	WO 98 54554 A (HILSUM CYRIL ;SECR DEFENCE (GB); WATTON REX (GB)) 3 December 1998 (1998-12-03) page 3, line 21 - line 29 column 7, line 25 -column 12, line 31; figures 1,2	1-4, 14-17, 27-30, 41-44
Y		5,6,31, 32
X	PATENT ABSTRACTS OF JAPAN vol. 1999, no. 14, 22 December 1999 (1999-12-22) & JP 11 261086 A (SHARP CORP), 24 September 1999 (1999-09-24) abstract -/-	1,27

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

1 October 2003

Date of mailing of the international search report

23.10.2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl
Fax: (+31-70) 340-3016

Authorized officer

FREDRIK WAHLIN/MN

INTERNATIONAL SEARCH REPORT

International Application No
PCT/FI 03/00575

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 5 599 744 A (MCCAUSLAND CONNIE S ET AL) 4 February 1997 (1997-02-04) column 1, line 18 -column 2, line 32 column 3, line 60 -column 4, line 56 column 7, line 13 - line 40; figure 1 ---	5,6,31, 32
A	US 6 173 031 B1 (KOTIAN FRANCOIS ET AL) 9 January 2001 (2001-01-09) column 1, line 60 -column 2, line 35 column 3, line 37 -column 4, line 27; figures 3,4 ---	1-53
A	US 6 396 898 B1 (SAITO YASUO ET AL) 28 May 2002 (2002-05-28) column 2, line 19 - line 38 -----	1-53

INTERNATIONAL SEARCH REPORT

mation on patent family members

International Application No

PCT/FI 03/00575

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
WO 9854554	A	03-12-1998	AU 732258 B2	12-04-2001
			AU 7439898 A	30-12-1998
			EP 0985137 A1	15-03-2000
			WO 9854554 A1	03-12-1998
			JP 2002500763 T	08-01-2002
			US 6388256 B1	14-05-2002

JP 11261086	A	24-09-1999	NONE	

US 5599744	A	04-02-1997	CA 2211913 A1	03-10-1996
			EP 0815591 A2	07-01-1998
			FI 973239 A	06-08-1997
			JP 11500867 T	19-01-1999
			WO 9630932 A2	03-10-1996
			US 5717247 A	10-02-1998


US 6173031	B1	09-01-2001	DE 19839786 A1	27-05-1999
			JP 11221207 A	17-08-1999

US 6396898	B1	28-05-2002	JP 2001242253 A	07-09-2001
			US 2002110216 A1	15-08-2002

THIS PAGE BLANK (USPTO)

~

FIG. 1



DTG: 20000120 000000

THIS PAGE BLANK (USPTO)

2/8

FIG. 2




FIG. 3





FIG. 4



DT01 Rec'd PCT/PTC 2 5 JAN 2005

THIS PAGE BLANK (USPTO)

3/8

FIG. 5




FIG. 6





FIG. 7



DT01 REGISTRATION 25 JAN 2005

THIS PAGE BLANK (USPTO)

FIG. 8




FIG. 9





FIG. 10



THIS PAGE BLANK (USPTO)

5/8

FIG. 11




FIG. 12





FIG. 13



THIS PAGE BLANK (USPTO)

FIG. 14





FIG. 15



THIS PAGE BLANK (USPTO)

FIG. 16






FIG. 17



DT01 Rec'd PCT/PTC 2 5 JAN 2005

THIS PAGE BLANK (USPTO)

FIG. 18



DT01 Rec'd PCT/PTC 2 JAN 2005

THIS PAGE BLANK (USPTO)